

AMENDMENTS TO THE CLAIMS

1. (Currently Amended) An interface circuit for processing an analog color signal comprising:
 - a phase locked loop (PLL) circuit adapted to generate a plurality of phased signals from a synchronizing signal that is associated with the analog color signal, wherein the PLL is arranged to provide each phased signal of the plurality of phased signals on at least one corresponding separate signal line of a plurality of signal lines;
 - a phase adjuster adapted to generate an adjustable delay signal from two of the plurality of phased signals that are apart from each other by an odd multiple of approximately 45 degrees; and
 - an analog to digital converter adapted to improve processing of the analog color signal by choosing an adjustment to the delay signal, wherein at least one simulated phase signal is provided.
2. (Original) The circuit of claim 1, wherein
 - the synchronizing signal is intended to generate a pixel clock in a display, and
 - the phased signals replicate those of the pixel clock.
3. (Previously Presented) The circuit of claim 1, wherein
 - the phase adjuster includes:
 - a first phase selector for selecting a first one of the phased signals;
 - a second phase selector for selecting a second one of the phased signals; and
 - a phase mixer for multiplying the first selected phased signal with a first weight, multiplying the second selected phased signal with a second weight, and adding together the first and the second multiplied phased signals to derive the adjustable delay signal.
4. (Original) The circuit of claim 3, wherein
 - the phase adjuster further includes:
 - a decoder to generate phase selection signals for selecting the first and second phased signals.
5. (Currently Amended) [[The]] An interface circuit of claim 4, wherein for processing an analog color signal, comprising:

a phase locked loop (PLL) circuit adapted to generate a plurality of phased signals from a synchronizing signal that is associated with the analog color signal;

a phase adjuster adapted to generate an adjustable delay signal from two of the plurality of phased signals that are apart from each other by an odd multiple of approximately 45 degrees, wherein the phase adjuster includes:

a first phase selector for selecting a first one of the phased signals;

a second phase selector for selecting a second one of the phased signals; and

a phase mixer for multiplying the first selected phased signal with a first weight,

multiplying the second selected phased signal with a second weight, and adding together the first and the second multiplied phased signals to derive the adjustable delay signal; wherein the first selected phased signal, the second selected phased signal, and at least one some of the selected phase information selection signal[[s]] are received into the phase mixer; and

a decoder to generate phase selection signals for selecting the first and second phased signals; and

an analog to digital converter adapted to improve processing of the analog color signal by choosing an adjustment to the delay signal, wherein at least one simulated phase signal is provided.

6. (Previously Presented) The circuit of claim 3, wherein
the phase adjuster further includes:

a Phase Digital to Analog Converter for generating a first weight signal representing the first weight and a second weight signal representing the second weight, and

wherein the phase mixer receives the first weight signal and the second weight signal to derive the adjustable delay signal.

7. (Original) The circuit of claim 6, wherein
the phase adjuster further includes:
a decoder to generate weight selection signals for generating the first and second weight signals.

8. (Original) The circuit of claim 6, wherein
the first and second weights have a substantially constant sum total weight.

9. (Original) The circuit of claim 8, wherein
the Phase Digital to Analog converter includes
a first current source drawing a first current that represents the first weight,
a second current source drawing a second current that represents the sum total weight, and
a third current source drawing a difference current between the second current and the first
current, wherein the difference current is used to derive the second weight signal.
10. (Original) The circuit of claim 8, wherein
the sum total weight equals a multiplication integer times four, and
the first weight equals the multiplication integer times one of zero, one, two, three and four.
11. (Currently Amended) A device comprising:
means for deriving a plurality of phased signals from a synchronizing signal associated with a
color signal, wherein the PLL is arranged to provide each phased signal of the plurality of phased signals
on at least one corresponding separate signal line of a plurality of signal lines;
means for deriving an adjustable delay signal from two of the phased signals that are apart from
each other by an odd multiple of approximately 45 degrees; and
means for choosing an adjustment to the adjustable delay signal to improve conversion of the
color signal into digital form., wherein at least one simulated phase signal is provided.
12. (Original) The device of claim 11, wherein
the means for deriving the phased signals includes phase locked loop (PLL) circuit.
13. (Currently Amended) A method for generating delay signal for processing an analog color
signal, comprising:
deriving a plurality of phased signals from a synchronizing signal associated with the analog
color signal, wherein the PLL is arranged to provide each phased signal of the plurality of phased signals
on at least one corresponding separate signal line of a plurality of signal lines;
deriving the delay signal from two of the plurality of phased signals that are apart from each

other by an odd multiple of approximately 45 degrees, wherein a delay generated by the delay signal is adjustable; and

choosing an adjustment to the delay signal to improve conversion of the analog color signal into digital form, wherein at least one simulated phase signal is provided.

14. (Original) The method of claim 13, wherein
the phased signals are derived in a phase locked loop (PLL) circuit.
15. (Previously Presented) The method of claim 14, wherein
the synchronizing signal is intended to generate a pixel clock in a display, and
the phased signals replicate those of the pixel clock.
16. (Original) The method of claim 13, wherein
deriving is performed by:
determining the location of a general requested delay in a phase diagram; and
selecting the two phased signals such that they define a sector between on the phase diagram that encompasses the general required delay.
17. (Original) The method of claim 16, further comprising:
multiplying a first one of the selected phased signals with a first preselected weight,
multiplying a second one of the selected phased signals with a second preselected weight, and
adding together the first and the second multiplied phased signals.
18. (Original) The method of claim 17, further comprising:
selecting first and second weights so as to simulate the general requested delay within the sector.
19. (Original) The method of claim 18, further comprising:
subtracting the first weight from a preset sum total weight to derive the second weight.
20. (Original) The method of claim 19, wherein

the sum total weight equals a multiplication integer times four, and
the first weight equals the multiplication integer times one of zero, one, two,
three and four.

21-26. (Not Entered)

27. (New) The circuit of claim 5, wherein the phase mixer includes:

at least three differential pairs, wherein a first one of the differential pairs is arranged to multiply the first selected phased signal with the first weight and a second one of the differential pairs is arranged to multiply the second selected phased signal with the second weight, and wherein the phase mixer is configured to activate two differential pairs from the at least three differential pairs to derive the adjustable delay signal based, in part, on the at least one selected phase information signal

28. (New) The circuit of claim 27, wherein the more than two differential pairs includes at least four differential pairs.

29. (New) The circuit of claim 28, wherein the phase mixer is arranged such that the selection of active differential pairs sets the polarity of the adjustable delay signal.

30. (New) The circuit of claim 5, wherein the phase mixer includes:

a first switch coupled between a first node and a second node, wherein the first switch is arranged to receive the first weight signal at the first node;

a first differential pair having at least a first input, a second input, and an output, wherein the first differential pair is arranged to receive the first selected phased signal at the first input, and wherein the second input is connected to the second node;

a second switch coupled between a third node and a fourth node, wherein the second switch is arranged to receive the first weight signal at the third node;

a second differential pair having at least a first input, a second input, and an output, wherein the second differential pair is arranged to receive the first selected phased signal at the first input, and wherein the second input is connected to the fourth node;

a third switch coupled between a fifth node and a sixth node, wherein the third switch is arranged to receive the first weight signal at the fifth node; and

a third differential pair having at least a first input, a second input, and an output, wherein the third differential pair is arranged to receive the second selected phased signal at the first input, and wherein the second input is connected to the sixth node.

31. (New) The circuit of claim 30, wherein the phase mixer further includes:

a fourth switch coupled between a seventh node and an eighth node, wherein the fourth switch is arranged to receive the second weight signal at the seventh node; and

a fourth differential pair having at least a first input, a second input, and an output, wherein the fourth differential pair is arranged to receive the second selected phased signal at the first input, and wherein the second input is connected to the eighth node, wherein the outputs of the differential pairs are connected to an output bus.

32. (New) The circuit in claim 30, wherein the at least one selected phase information signal activates one of the first differential pair or the second differential pair, wherein if the first differential pair is activated, the first switch is closed and the second switch is open, and wherein if the second differential pair is activated, the first switch is open and the second switch is closed.